

Diagram 6-1. CE Control Panel (Sheet 1 of 2)



Diagram 6-1. CE Control Panel (Sheet 2 of 2)

2 3 4 5 6 7 8 9

DISPLAY NO. 1

| |
|---|---|---

A — DISPLAY NO. 4

1	PROGRAM STATUS WORD																																											1
	SYSTEM MASK								EXT	P					ASCII	MC	WAIT	PROB	NO	IC IN	COND 2	CODE 1	PSW PROGRAM MASK FXP OVFLW	DEC OVFLW	EXP UNFLW	LOST SIG	MACH CHK INTRPT	SUPV CALL INTRPT			PROGRAM INTRPT				INTRPT PRI			
	P 0-7	0	1	2	3	4	5	6	7	8-15	8	9	10	11	12	13	14	15	RETRY	LSWR	34	35	36	37	38	39					8	4	2	1	1	2		
2	Q REGISTER																																											2
	P 32-39	32	33	34	35	36	37	38	39	P 40-47	40	41	42	43	44	45	46	47	P 48-55	48	49	50	51	52	53	54	55	P 56-63	56	57	58	59	60	61	62	63		
3	B REGISTER																																											3
	P 32-39	32	33	34	35	36	37	38	39	P 40-47	40	41	42	43	44	45	46	47	P 48-55	48	49	50	51	52	53	54	55	P 56-63	56	57	58	59	60	61	62	63		
4	M A SIDE CTL SERIAL ADDER					N B SIDE CTL SERIAL ADDER				P PADDL CONTROL			EW EXTD	Q GATE ONES PA				R AB→F	T AB, IC, F→PB					U ST, DA→PA				V E, Q→PB				EDIT								4
	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	43-68	86	87	88	89	90	69-99	92	93	94	95	96	97	98	99		RT DIG	S	LEAVE	STEP ABC		
5	STATUS TRIGGERS								INSTRUCTION FETCH CONTROLS										EXTERNAL INTERRUPTS														PIR						5
	A	B	C	D	E	F	G	H	BLOCK	1	2	3	EXEC		PS CMPR	IN STOR FETCH	BR INVLD ADDR	INVLD ADDR	IL NOT AVAIL	CE 1 WD	CE 1 RD	CE 2 WD	CE 2 RD	TC AT LIMIT	CONS SIG	CE 3 WD	CE 3 RD	CE 4 WD	CE 4 RD	PIR	DAR	IOCE 1	IOCE 2	IOCE 3		TIME GATE TGR		
6	EXTERNAL REGISTER																																											6
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31		

	DISPLAY 4
1	PSW
2	Q REG (32-63)
3	B REG (32-63)
4	ROSDR (69-99), EDIT
5	STATUS, INSN FETCH, EXTERNAL INTERRUPTS
6	EXTERNAL REG 0-31

B — DISPLAY NO. 5

1	PHYSICAL PSBAR					PSBAR COUNTER					LOGICAL PSBAR																								SYSTEM MASK				PROGRAM INTRPT				1
	P 9-12	9	10	11	12	P 9-12	9	10	11	12	P 9-15	9	10	11	12	13	14	15	P 16-19	16	17	18	19	ALT PSBA					16	17	18	19	SE STOP	PSA LOCKOUT 1	2	3		
2	REV SABTP	LCMPR	REV SAFSP	REV MRKP	REV SARPA	REV SARPB	LOG CNT		DSBL TMR	ADDR SEQUENCE				FLT COUNTER				FLT CHK			ROS TEST SEQ												FLT STG ERR						2
	CE TEST ADDR				LFTHF	UNCT	CONDT	ERSLT		0	1	2	3	4	0	1	2	3	0	1		0	1	2						PASS	FAIL				MMSC	BFR 1		
3	R REGISTER																		E REGISTER																									3
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15		
4	S 0-31	T32-63		T32-63		T32-47	T48-63	K00-31	D8-31		D8-31		D8-31		FMTO	FMTN	FMTW	IC	A0-31	A4-7	A8-31	B32-63	B64-67	A6-31	B32-67	B64-67	EXCS-6	F4-7	HOT 1	E8-11	E12-15	F8-11	Q4-15	Q20-31	Q36-47	Q52-63		
	32-63	32-63		31-62		48-63	48-63	32-63	8-31		7-30		40-63		PA		PB	40-63	32-63	4-7	8-31	32-63	64-67	4-29	30-65	28-31	28-63	60-63	60	56-59	60-63		52-63		52-63			
		C	TL1	CL1					T	C	TL1	CL1	T	C										L2	L2													
5	CONFIGURATION CONTROL REGISTER																																											5
	P 0-7	STATE 0	1	SCON 1	2	3	4	ILOS		P 8-15	1	2	SE 3	4	5	6	7	SE/DE 8	P 16-23	9	10			CE 1	2	3	4	P 24-31						IOCE 1	2	3		
6	DIAGNOSE ACCESSIBLE REGISTER MASK																																											6
	P 0-7	IOCE 1		IOCE 2		IOCE 3		1	2	P 8-15	3	4	SE 5	6	7	SE/DE 8	9	10	P 16-23			1	PAM/RCU 2	3	1	TCU 2	3	P 24-31	CE OWN OTC	OBS		1	2	CE 3	4		

	DISPLAY 5
1	PSBAR, SYS MASK, INTRPTS
2	MCW AND FLT CONTROL
3	R REG, E REG
4	GATE CONTROL TGRS
5	CCR
6	DAR MASK

D — DISPLAY NO. 6

1	PARALLEL ADDER LATCHES																																											1
	P 32-39	32	33	34	35	36	37	38	39	P 40-47	40	41	42	43	44	45	46	47	P 48-55	48	49	50	51	52	53	54	55	P 56-63	56	57	58	59	60	61	62	63		
2	MARKS									ST PTY	LS ADDRESS REGISTER					LS	INHIB STORE	TX	B REG						ABC			PADDL					LS	STC				
	P 0-7	0	1	2	3	4	5	6	7	32-39	0	1	2	3	4	WRITE	WRITE	TGR	P 64-67	64	65	66	67		0	1	2	P 64-67	64	65	66	67	SIGN	0	1	2		
3	SERIAL ADDER LATCHES									INSTRUCTION COUNTER																																		3
	P 0-7	0	1	2	3	4	5	6	7	P 8-15	8	9	10	11	12	13	14	15	P 16-23	16	17	18	19	20	21	22	23	P 24-31	24	25	26	27	28	29	30	31		
4	DIAGNOSE ACCESSIBLE REGISTER																																											4
	P 0-7	IOCE 1 a	b	IOCE 2 a	b	IOCE 3 a	b	1	2	P 8-15	3	4	SE/DE ELC 5	6	7	8	9	10	P 16-23			1	PAM/RCU ELC 2	3	1	TCU ELC 2	3	P 24-31	CE OWN OTC	OBS		1	2	CE ELC 3	4		
5	CHECK REGISTER 2																																											5
		STOR UNIT CHECK ID 0	1	2	3	360 MODE	TEST MODE	SE STOP 360			SAB PTY CHK	SDBI PTY CHK	STG T O	STG ADDR CHK	STG DATA CHK	FETCH CHK	LOS SENT			IOCE CHK RESP	LS BUS CHK	CCR PTY CHK	ATR PTY CHK	PSBAR PTY CHK	PSBAR NOT CONF	PSA ALT	SPLIT LOGOUT		LOG ROS CHK	LOG ADDR CHK	CE LOG REQ	RDD T O						
6	MAINTENANCE CONTROL WORD																																											6
	P 32-39	LOGOUT OR WRAP SELECTED STG ID 0	1	2	3	0	DG SELECTED 1	2	3	DE WRAP P 40-47	1	2	CVG SELECTED 3	4	5	6	REV NORM OP	FORCE DG REQ	P 48-55	DIAG SE 1	INV EXT PTY	RST CHKS	WRAP DE																	

	DISPLAY 6
1	PADDL (32-63)
2	MARK, LAR, B REG, ABC, PADDL, STC
3	SADDL, IC
4	DAR
5	CHECK REG 2
6	MCW (32-51)

Diagram 6-2. CE Roller Switch Indicators (Sheet 2 of 2)



Diagram 6-3. Pushbutton Signal Generation (Sheet 1 of 2)



Diagram 6-3. Pushbutton Signal Generation (Sheet 2 of 2)



Diagram 6-4. Stop Loop Routine (Sheet 1 of 2)



Diagram 6-4. Stop Loop Routine (Sheet 2 of 2)



Diagram 6-5. Stop Loop Monitored Pushbutton Gating



Diagram 6-6. Stop, Manual, Address Compare Triggers, and Block Interrupt Latch (Sheet 1 of 2)



Diagram 6-6. Stop, Manual, Address Compare Triggers, and Block Interrupt Latch (Sheet 2 of 2)



Notes:
1. Power on Reset: Force ROSAR to 00B (bits 8, 10, 11, Clear local store-enter stop loop, QY041).
2. Other Resets: Force ROSAR to 003 (bits 10, 11 - Stop Loop - QY041).

Diagram 6-7. CE Machine Reset and Force Address



Summary of System Operations: IPL or PSW Restart

Legend:
■ CE selected by CC/SC if IPL is initiated at CC/SC. CE at which IPL or PSW Restart is initiated.
▲ IOCE and TCU selected by SC/CC or CE LOAD UNIT switches. SE selected by SC/CC or CE MAIN STORAGE SELECT switch.
● Signal origin
○ Signal destination



Legend:
* True multiplex lines.

Diagram 6-8A. System Operation: IPL or PSW Restart



Summary of Subsystem Operations: IPL or PSW Restart.

Legend:
- ■ CE which is selected by CC if IPL is initiated at the CC.
  CE at which IPL or PSW Restart is initiated.
- ▲ IOCE and TCU selected by CC or CE LOAD UNIT switches and SE selected by CC or CE MAIN STORAGE SELECT switch.
- ● Signal origin
- ○ Signal destination



Diagram 6-8B. Subsystem Operation: IPL or PSW Restart



Diagram 6-9. Common Routine: IPL or PSW Restart (Sheet 1 of 2)

H



Legend: Heavy dashed lines indicate data flow.

Diagram 6-9. Common Routine: IPL or PSW Restart (Sheet 2 of 2)



Diagram 6-10. STORAGE SELECT Switch Gating



Diagram 6-11 DEFEAT INTERLEAVING Switch Gating



Diagram 6-12. RATE Switch Logic



Diagram 6-13. Instruction Step Routine



Diagram 6-14. Single-Cycle and Single-Cycle-Inhibit Routine



Diagram 6-15. Repeat Instruction Switch Logic



Diagram 6-16. Repeat Instruction Switch Routine



Diagram 6-17. ROS TRANSFER and REPEAT ROS ADDRESS Switch Gating



Note: Manual intervention (e.g., system reset or load) is required to get out of storage ripple loop.

† Following this block, an FLT-2, -3, or -4 microprogram is executed. These microprograms are inserted at this point to exercise circuits; they do not affect the storage ripple test.

Diagram 6-18. Storage Ripple Loop (Store and Display) Routine



Diagram 6-19. Wait State Gating



Diagram 6-20. Wait State Microprogram Routine



Diagram 6-21. Disable Interval Timer Logic



Diagram 6-22. CE Check Control and Inhibit CE Hardstop Switches, Logic and Error Controls



Diagram 6-23. Pulse Mode Controls



Notes: *In time mode, operation is from end of clock step time to end of next clock step.

† Reduce FLT counter on each machine cycle.

Diagram 6-24. Pulse Mode Operation



Diagram 6-25. LOG OUT Pushbutton Logic



Diagram 6-26. SCAN MODE, ROS/PROC/FLT Switch Logic



Diagram 6-27. FLT BACKSPACE Pushbutton Logic and Flow



Diagram 6-28. 1052 Adapter Unit



Objectives:

1. Match address-out byte with internally plugged address.
2. Raise 'operational-in'.
3. Raise 'address in' and gate address byte to 'bus in' lines when 'address out' falls.
4. Set command latches and drop 'address in' when 'command out delay' rises.
5. Raise 'status in' and gate status byte to 'bus in' lines when 'command out' falls.
6. Drop 'operational in' and 'status in' when 'service out' rises.

Diagram 6-29. 1052 Adapter Initial Selection – Read, Write, Sense



Diagram 6-30. 1052 Adapter Data Transfer – Write



Objectives:

1. Start read/write clock at SS 5 when a key is operated.
2. Gate keyboard translator output to data register.
3. Raise 'request in'.
4. Raise 'operational in' and 'address in', gate address byte to 'bust in' lines.
5. Raise 'service in' and gate data register output to 'bus in' lines when 'command out' falls.
6. Start read/write clock at SS 3 time (to operate printer) when channel accepts data byte replying 'service out' to 'service in'.

Diagram 6-31. 1052 Adapter Data Transfer – Read



Objectives:

1. Set 'stop' and 'channel end' latches when 'command out' line indicates "Stop."
2. Start the read/write clock if carrier is to be returned.
3. Set 'store device end' latch when carrier is through moving (returning).
4. Set 'device end' latch:
   A. At the same time as the 'channel end' latch if the carrier is not to be returned;
   B. After channel end status has been accepted by the channel, and the carrier finishes returning.
5. Raise 'request in' for any pending status interrupt conditions.
6. Set 'channel end' and 'device end' latches during initial selection for either control command.
7. Set 'channel end' and 'device end' latches during sense byte transfer for Sense command.

Diagram 6-32. 1052 Adapter Ending Sequence



Objectives:

1. Set equipment check latch if:
   A. Printer tilt/rotate parity disagrees with keyboard parity bit during a Read command;
   B. Keyboard output is not odd parity;
   C. Printer fials to take a mechanical cycle when directed to print, up- or down-shift, tab, space, or backspace.

2. Set 'unit check' latch when 'status in' trigger is on for any of the following conditions:
   A. 'Equipment check' latch is on
   B. 'Ready' latch is not on
   C. 'Command reject' latch is on
   D. 'Bus out check' latch is on (even parity byte on 'bus out' lines).

Diagram 6-33. 1052 Adapter Sense and Status Bytes



Diagram 6-101. Scan Data and Control



Diagram 6-102. Scan Clock



Note: All clock and not-clock signals to FLT clock are from scan clock.

† In the ALD, this signal is 'gate ST bus to scan ctr'.

Diagram 6-103. FLT Clock



Diagram 6-104. Scan Counter Latches and Decrementer



SAB	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23
Logout 80	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
Logout F8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0	0	0
Logout 100	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Logout 138	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	0	0	0
Buffer 1:																								
FLT's 100	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
FLT's 180	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0
Buffer 2:																								
FLT's 200	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
FLT's 280	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0

Not Address Sequence 0 — Address Sequencer — OFF ON — Buffer 1 Trigger — Address Sequencer

Note: Scan-generated main storage addresses start with the highest value required and are decremented to the lowest value required.

Diagram 6-105. Scan Storage Address Generator



Diagram 6-106. FLT Counter Decrementing



Diagram 6-108. Logout Control Logic



Notes:
* 'Block indicators switches' signal is delayed 'scan bypass' signal.
** Not all indicatable triggers can be scanned out.
† Position 6 on rollers is not used on scan-out operations.
†† There is no direct correlation between scan-out addresses and roller positions. Refer to ALD M3011 for scan-out address assignments.

Diagram 6-107. Scan-Out Bus Data Flow



Diagram 6-109. Scan-Out Path For One Bit



Diagram 6-110. Maintenance Mode Stop Clock Logic



MCW(7)	PAL	Trigger Set
0	= 0	Fail
0	≠ 0	Pass
1	= 0	Pass
1	≠ 0	Fail

†ROS micro-order.
*Expected Result

Diagram 6-111. Scan Control Triggers



Diagram 6-112. Scan Control of ROS Microbranching



Diagram 6-113. CE Scan/IOCE Interface



Diagram 6-114. Logout Sequence (Sheet 1 of 2)



Diagram 6-114. Logout Sequence (Sheet 2 of 2)



Diagram 6-115. ROS Test Sequence (Sheet 1 of 5)



Diagram 6-115. ROS Test Sequence (Sheet 2 of 5)



Diagram 6-115. ROS Test Sequence (Sheet 3 of 5)



Diagram 6-115. ROS Test Sequence (Sheet 4 of 5)



Diagram 6-115. ROS Test Sequence (Sheet 5 of 5)



Diagram 6-116. FLT Sequence (Sheet 1 of 5)



Diagram 6-116. FLT Sequence (Sheet 2 of 5)



Diagram 6-116. FLT Sequence (Sheet 3 of 5)



Diagram 6-116. FLT Sequence (Sheet 4 of 5)

Objectives:
1. Scan-out the half logword which includes the trigger being tested (specified by the MCW address sequencer).
2. Fetch mask from storage.



PAL	ERSLT Bit	'Pass' Tgr	'Fail' Tgr
= 0	1	Set	-
≠ 0	0	Set	-
= 0	0	-	Set
≠ 0	1	-	Set

MCW(5) UT	MCW(6) CT	'Pass' Tgr	'Fail' Tgr	Action
0	0	1	0	Continue (ATN Search)
0	0	0	1	Continue (next test)
0	1	Set	Reset	Continue (next test)
0	1	-	Set	Stop
1	-	-	-	Stop

Notes:
1. To restart after a stop, depress FLT BACKSPACE twice, then the LOAD Pushbutton once. This will bring in the next test and run it (Diagram 6-27).
2. To loop on failing test, operator must place SCAN MODE REPEAT Switch down before depressing START pushbutton.

Diagram 6-116. FLT Sequence (Sheet 5 of 5)

	LOG WORD NO.	PSA LOC-ATION	PSA WORD NO.	BIT POSITIONS IN MAIN STORAGE 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	COMMENTS
A	0	128 (80)	32	F REG P 0-7	D REG P 8-15	P 16-23	P 24-31					Q REGISTER P 0-7	P 8-15	P 16-23	P 24-31	P 32-39	P 40-47	P 48-55	P 56-63	DAR MASK P 0-7	P 8-15	P 16-23	P 24-31													PARITY FOR F, D, Q AND DAR MASK
		132	33	SELECT REG P 0-7	P 8-15	P 16-23	P 24-31					ST REGISTER P 0-7	P 8-15	P 16-23	P 24-31	P 32-39	P 40-47	P 48-55	P 56-63	CCR P 0-7	P 8-15	P 16-23	P 24-31													PARITY FOR SR, K, ST AND CCR
	1	136 (88)	34	CE SEL SATR 1		G REG P 0-7	P 32-39	P 0-7	ATR P 8-15	P 16-23	P 24-31	IC REQ	RPT INSTR ADJ	INSTR STEP TGR	DISABLE INTER-LEAVE	STAT TGR A	I FETCH 1 TGR	IL NOT AVAIL	EXT INTRPT CE4 WDD 28	MCW RTP 0	ADDR SEQ 0	FLT CLOCK 0		MARK P 0-7	ST REG P 32-39	AB REG P 64-67	PADDL P 64-67									
		140	35	EXTERNAL TRIGGERS PERMIT IOCE 2	3	LOGOUT IOCE 1	2	3				AB REGISTER P 0-7	P 8-15	P 16-23	P 24-31	P 32-39	P 40-47	P 48-55	P 56-63	R REG P 0-7	P 8-15	E REG P 0-7	P 8-15													
B	2	144 (90)	36	CE SEL SATR 2	3	4	TIME CLOCK STEP		SELECT IOCE 1	2	3	IOCE MC REQ	INTRPT GATE TGR			EXTERNAL REG P 0-7	P 8-15	P 16-23	P 24-31	G REG (WRITE DIRECT) 0	1	2	3	4	5	6	7	ATR-2 32	33	34	35	36	37	38	39	G REG, ATR-2
		148	37	PAM/RCU 1/1	2/2	3/	1	2	3	6	7	SELECT REGISTER SE/DE 1/	2/	3/	4/	5/	6/1	7/2	8/3	9/4	10/5	18	19	CE 1	2	3	4	24	25	26	27	28	IOCE 1	2	3	SELECT REG
C	3	152 (98)	38	ADDRESS TRANSLATION REGISTER (ATR-1) 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	ATR-1
		156	39	STAT TRIGGERS B	C	D	E	F	G	H	BLOCK I FETCH	I FETCH 2 TGR	I FETCH 3 TGR	EXEC IN PROG TGR		PROG STORE COMP	I FETCH REQ TGR	BR INV ADDR TGR	I FETCH INV ADDR TGR	CE1 WDD 20	CE1 RDD 21	CE2 WDD 22	CE2 RDD 23	EXTERNAL INTERRUPT REGISTER TIMER 24	PB 25	CE3 WDD 26	CE3 RDD 27	CE4 RDD 29	PIR 30	DAR 31	PIR 1	2	3		TIMING GT TGR	
	4	160 (A0)	40	PROGRAM STATUS WORD SYSTEM MASK 0	1	2	3	4	5	6	7	KEY 8	9	10	11	A 12	M 13	W 14	P 15	IC IN LSWR	COND CODE 34	35	PROGRAM STATUS WORD PROGRAM MASK 36	37	38	39	MC INTRPT		PROGRAM INTERRUPT CODE 8	4	2	1	INTERRUPT PRIORITY 1	2	PSW
		164	41	D REQ	SCAN REQ	SET KEY	INSERT KEY	3 CYCLE REQ	PAGE 1 LTH			RPT INSTR INIT	PULSE MODE ADJ	PULSE MODE INIT	STOP TGR	BLOCK TGR	PASS PULSE TGR	BLOCK INTRPT	FORCE ADDR TGR	SINGLE CYCLE TGR	CHECK SUM	CLOCK INHIBIT	RPT TEST	FLT TEST	ROS TEST TGR	SCC TGR	SYNC TGR	DISABLE INTER-LEAVE REV STOR ADDR	FLT BKSP	CONSOLE LOG OUT	SOROS	DIAG TGR	FLT REL	TIC	GAP	
D	5	168 (A8)	42	STORAGE CHECK ADDRESS REGISTER 0	1	2	3	360 MODE	TEST MODE	SE STPD IN 360 MODE		SAB CHK	SDBI CHK	SE/DE T/O	SE/DE ADDR CHK	SE/DE DATA CHK	CHECK REGISTER 2 FETCH CHK	LOS TO SE/DE		IOCE BUS CHK	LOCAL STORE BUS CHK	CCR PTY CHK	ATR PTY CHK	PSBAR PTY CHK	PSBAR NOT CONF	PSBAR ALT CHK	SPLIT LOG OUT	LOG ROS CHK	LOG ADDR CHK	CE LOG REQ	RDD T/O					CR2
		172	43	LACMP 1	RSA FSP 2	RMP 3	MCW REGISTER RSARP 4	5	LOC 6	7	DT 20	SCAN ADDRESS SEQUENCER 1	2	3	4	SCAN CYCLE COUNTER 0	1	2	3	FLT CLOCK 1		ROS TEST SEQUENCER 0	1	2					FLT PASS	FLT FAIL		FLT STG ERR		MAINT MODE STOP CLOCK	SCAN BUFFER 1	
	6	176 (B0)	44	EXTERNAL REGISTER 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	EXTERNAL REG
		180	45	MARKS 0	1	2	3	4	5	6	7								TX TGR	AB REG 64	65	66	67		ABC 0	1	2	PADDL 64	65	66	67	INSERT LOCAL STORE SIGN	STC 0	1	2	
E	7	184 (B8)	46	AB REGISTER 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	AB REG (0-31)
		188	47	AB REGISTER 32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	AB REG (32-63)

Diagram 6-117. CE Logword Formats (Sheet 1 of 3)

LOG WORD NO.	PSA LOC-ATION	PSA WORD NO.	BIT POSITIONS IN MAIN STORAGE																																COMMENTS
			0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
8	192 (C0)	48	PHYSICAL PSBAR 9	10	11	12	P 9-12	PSBAR COUNTER 9	10	11	P 9-15	9	10	11	12	LOGICAL PSBAR 13	14	15	16	17	18	19	ALT PSBAR				PROGRAM STATUS WORD D SYSTEM MASK 16	17	18	19	SE STPD 24	PSA LOCKOUT 1 25	2 26	3 27	PSBAR
	196	49	STATE S_0	S_1	SCON 1	2	3	4	ILOS 6		1/	2/	3/	4/	5/	CONFIGURATION CONTROL REGISTER (CCR) SE/DE 6/1	7/2	8/3	9/4	10/5	18	19	1	CE 2	3	4	24	25	26	27	28	IOCE 1	2	3	CCR
10	200 (C8)	50	1	SPARE	IOCE 2	SPARE	3	SPARE	1/	2/	3/	4/	5/	SE/DE 6/1	7/2	DIAGNOSE ACCESSIBLE REGISTER MASK 8/3	9/4	10/5	SPARE 16	SPARE 17	1/1	PAM/RCU 2/2	3/	1	TCU 2	3	CE OWN OTC	OBS	SPARE 26	1	CE 2	3	4	SPARE 31	DAR MASK
	204	51	SERIAL ADDER LATCHES (SADDL) 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	SADDL, IC
11	208 (D0)	52	R REGISTER 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	E REGISTER 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	R REG, E REG
	212	53	F REGISTER (READ DIRECT) 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	D REGISTER 16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	D REG, F REG
	216 (D8)	54	Q REGISTER 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	Q REG
	220	55	Q REGISTER 32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	Q REG
12	224 (E0)	56	IOCE1 A	B	IOCE2 A	B	IOCE3 A	B	1/	2/	3/	4/	5/	SE/DE ELC 6/1	7/2	DIAGNOSE ACCESSIBLE REGISTER (DAR) 8/3	9/4	10/5	SPARE 16	SPARE 17	1/1	PAM/RCU ELC 2/2	3/	1	TCU ELC 2	3	CE OWN OTC	OBS	SPARE 26	1	CE ELC 2	3	4	SPARE 31	DAR
	228	57	PARALLEL ADDER FULL SUM-CHECK 4-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63									CHECK REGISTER 1 4-7	8-15	16-23	PARALLEL ADDER HALF-SUM CHECK 24-31	32-39	40-47	48-55	56-67				2-42	ROS PARITY CHECK 43-68	69-99	SADD HALF SUM CHK	SADD FULL SUM CHK	CR1
13	232 (E8)	58	LSWR P 0-7	P 8-15	P 16-23	P 24-31	E REG PTY 0-7	CHECK REG 1 PADD FULL SUM 64-67	MPR DECODE PTY CHK	PADD HALF SUM CHK	EXT TGRS PERMIT IOCE 1	IOCE INTRPT REQ	N REG P 0-7	P 8-15	PSW REG P 0-7	P 8-15	NO RETRY	SVC INTRPT	PHYS PSBAR PTY 9-12	PSBAR CNTR 12	LOGICAL PSBAR PTY 16-19		SADDL P 0-7	IC REG P 8-15	P 16-23	P 24-31									
	236	59	LOCAL STORAGE WORKING REGISTER (LSWR) 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	LSWR
14	240 (F0)	60																																	
	244	61	T32-63 TO PADDA 32-63	32-63 COMP	31-62 L1	31-62 C-L1	T 32-47 TO PADDA 48-63	T 48-63 TO PADDA 48-63	K 0-31 TO PADDA 32-63	D8-31 TO PADDA 8-31	7-30 L1	7-30 C-L1	40-63	40-63 COMP	FMTO	FMTM	FMTW	IC 8-31 TO PADDB 40-63	AB 4-7 TO PADDB 4-7	AB 8-31 TO PADDB 8-31	AB 32-63 TO PADDB 32-63	AB 64-67 TO PADDB 64-67	AB 6-31 TO PADDB 4-29L2	AB 32-67 TO PADDB 30-65L2	AB 64-67 TO PADDB 28-31	EX 6 TO PADDB 28-63	HOT ONE TO PADDB 60	E 8-11 TO PADDB 56-59	E 12-15 TO PADDB 60-63	E 8-11 TO PADDB 60-63	Q 4-15 TO PADDB 52-63	Q 20-31 TO PADDB 52-63	Q 36-47 TO PADDB 52-63	Q 52-63 TO PADDB 52-63	
15	248 (F8)	62																																	
	252	63	READ ONLY STORAGE DATA REGISTER (ROSDR) 70	71	72	73	74	75	76	77	79	80	81	82	83	84	P 43-68	86	88	89	90	P 69-99	92	93	94	95	97	98	99		RIGHT DIGIT TGR	S TGR	LEAVE TGR	STEP ABC TGR	ROSDR

Diagram 6-117. CE Logword Formats (Sheet 2 of 3)

	LOG WORD NO.	PSA LOC-ATION	PSA WORD NO.	BIT POSITIONS IN MAIN STORAGE	COMMENTS
A	16	256 (100)	64		
		260	65	READ ONLY STORAGE DATA REGISTER (ROSDR): 37, 38, 39, 40, 41, 42, 43, 44, 46, 47, 48, 49, 50, 51, 52, 53, 55, 56, 57, 58, 59, 60, 61, 62, 64, 65, 66, 67, 68, INHIBIT LS WRITE, PROSA A LAST, FLT MODE	ROSDR
	17	264 (108)	66		
		268	67	READ ONLY STORAGE DATA REGISTER (ROSDR): 2, 3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 19, P 2-42, 21, 22, 23, 24, 25, 26, 28, 29, 30, 31, 32, 33, 34, 35	ROSDR
B	18	272 (110)	68	L REG: P 0-7, P 8-15, P 16-23, P 24-31; K REG: P 0-7, P 8-15, P 16-23, P 24-31	
		276	69	READ ONLY STORAGE ADDRESS REGISTER (ROSAR): 1, 2, 3, 4, 5, 6, 7, 8, 10, 11; PREVIOUS ROS ADDRESS (A): 0, 1, 2, 3, 4, 5, 7, 8, 9, 10, 11; PREVIOUS ROS ADDRESS (B): 0, 1, 2, 4, 5, 6, 7, 8, 9, 10, 11	ROSAR, PROSA, PROSB
	19	280 (118)	70	M REG: P 32-39, P 40-47, P 48-55, P 56-63; X REG: P 0-7, P 8-15, P 16-23, P 24-31; Y REG: P 32-39, P 40-47, P 48-55, P 56-63; N REGISTER: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15	N REG
		284	71	ROSAR: 0, 9; PROSA: A6, B3; READ ONLY STORAGE DATA REGISTER (ROSDR): 0, 9, 18, 27, 36, 45, 54, 63, 69, 78, 87, 96; S 0-31 TO PADDA 32-63; D 8-31 TO PADDA 8-31 C; AB 0-31 TO PADDB 32-63; F 4-7 TO PADDB 60-63; LOCAL STORAGE ADDRESS REG: 0, 1, 2, 3, 4; WR LOCAL STORE	ROSAR, LSAR
C	20	288 (120)	72	K REGISTER: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31	K REG
		292	73	MAINTENANCE CONTROL WORD (MCW): DE/SE 32, 33; SELECT 34, 35; DG SELECT 36, 37, 38, 39; CVG SELECT 40, 41, 42, 43; 44, 45; RNOP 46; FDGR 47; DSE 1 48; RERP 49; RC 50; WRAP DE 51	MCW
	21	296 (128)	74	LM REGISTER: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31	LM REG
		300	75	LM REGISTER: 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63	LM REG
D	22	304 (130)	76	XY REGISTER: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31	XY REG
		308	77	XY REGISTER: 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63	XY REG
	23	312 (138)	78	ST REGISTER: 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31	ST REG
		316	79	ST REGISTER: 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63	ST REG

Diagram 6-117. CE Logword Formats (Sheet 3 of 3)

E

WORD NO.	BIT POSITIONS IN MAIN STORAGE 0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	COMMENTS
0	SESDR (EVEN) (or IOCE SBO)																																SESDR (EVEN)
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
1	SESDR (EVEN)																																SESDR (EVEN)
	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	
2	MARKS (EVEN)									IOCE SAB (EVEN)																							MARKS, SESAR (EVEN)
	0-7	8-15	16-23	24-31	32-39	40-47	48-53	54-63		TAG (EVEN) 1	2	3	4	HI/LO 5	SESAR 1-14 (EVEN) 6	7	8	9	10	11	12	13	14	15	16	17	18	19	IOCE SAB 20	21	22	23	
3	CCR(0-7)								REQUEST (EVEN)								RESPONSE (EVEN)								CCR (8-15)								CCR, REQUEST AND RESPONSE LATCHES (EVEN)
	CE 1	2	3	4		IOCE 1	2	3	CE 1	2	3	4	IOCE 1	2	3		CE 1	2	3	4	IOCE 1	2	3		STATE S_0	S_1	SCON 1	2	3	4	14	15	
4										SE ID							OPERATION		OPERATION (EVEN)				BLK SEL LATCH		SCON BACK UP LATCHES				MARK PARITY (EVEN)	ADDR PARITY			TYPE OF OP (EVEN)
										1	2	3	4				ISK	SSK	T & S	STORE	FETCH	SUPP LOG CHK	EVEN	ODD	1	2	3	4		1-5 0-7	6-12 8-15	13-19 16-23	
5	CHECK CONDITION (EVEN)								CHECK CONDITIONS (COMMON)														CCR PARITY		SESDR PARITY (EVEN)								CHECKS (EVEN AND COMMON), SESDR (EVEN)
	MARK PARITY CHK	ADDR PARITY CHK	DATA PARITY CHK	SP PARITY CHK	KEY	NORMAL OP CHK			CCR	TAG PARITY CHK	TAG	SAB (IOCE)	SBO (IOCE)				OBS	OTC THERMAL					0-7	8-15	SBO (IOCE) 0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63	
6	SESDR (ODD)																																SESDR (ODD)
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
7	SESDR (ODD)																																SESDR (ODD)
	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	
8	MARKS (ODD)									IOCE SAB (ODD)																							MARKS, SESAR (ODD)
	0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63		TAG (ODD) 1	2	3	4	HI/LO 5	SESAR 1-14 (ODD) 6	7	8	9	10	11	12	13	14	15	16	17	18	19					
9									REQUEST (ODD)								RESPONSE (ODD)																REQUEST AND RESPONSE LATCHES (ODD)
									CE 1	2	3	4	IOCE 1	2	3		CE 1	2	3	4	IOCE 1	2	3										
10	SPIKR								SPOKR										OPERATION (ODD)										MARK PARITY (ODD)	ADDR PARITY			SPIKR, SPOKR, TYPE OF OP (ODD)
	P 0-4	0	1	2	3	4			P 0-4	0	1	2	3	4					T & S	STORE	FETCH	SUPP LOG CHK								1-5 0-7	6-12 8-15	13-19 16-23	
11	CHECK CONDITION (ODD)						SPAR																		SESDR PARITY (ODD)								CHECKS (ODD), SPAR, SESDR (ODD)
	MARK PARITY CHK	ADDR PARITY CHK	DATA PARITY CHK	SP PARITY CHK	KEY	NORMAL OP CHK	P	X	Y	2	3	4	5	6	7										0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63	

Diagram 6-118. SE Logword Formats

	WORD NO.	BIT POSITIONS IN MAIN STORAGE																																COMMENTS
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
A	0	DESDR (EVEN)																																DESDR (EVEN)
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
	1	DESDR (EVEN)																																DESDR (EVEN)
		32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	
	2	MARKS (EVEN)								DESDR PARITY (EVEN)								DESAR 1-14 (EVEN)																MARKS DESDR, DESAR (EVEN)
		0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63	0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63	P 6-12	6	7	8	9	10	11	12	P 13-19	13	14	15	16	17	18	19	
B	3	MARK PARITY	T & S	STORE	FETCH	DATA CHK	ADDR CHK	MARK PARITY CHK	CANCEL LATCH			SPIKR						SPOKR						OPERATION		CHECK CONDITION (COMMON)								CHECKS (EVEN AND COMMON), SPIKE, SPOKE
												P 0-4	0	1	2	3	4	P 0-4	0	1	2	3	4	ISK	SK	SP ADDR CHK	SP KEY CHK	KEY MIS-MATCH	OBS	OTC				
	4	DESDR (ODD)																																DESDR (ODD)
		0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	
	5	DESDR (ODD)																																DESDR (EVEN)
		32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	
	6	MARKS (ODD)								DESDR PARITY (ODD)								DESAR 1-14 (ODD)																MARKS DESDR, DESAR (ODD)
		0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63	0-7	8-15	16-23	24-31	32-39	40-47	48-55	56-63	P 6-12	6	7	8	9	10	11	12	P 13-19	13	14	15	16	17	18	19	
C	7	MARK PARITY	T & S	STORE	FETCH	DATA CHK	ADDR CHK	MARK PARITY CHK	CANCEL LATCH																									CHECKS (ODD)
	8	CCR																																CCR
		DG																				STATE		SCON						CE				
		P 0-7	1A	1B	2B	2C	3C	3D	4D	4A	P 8-15	5A	5B	6B	6C	7C	7D	8D	8A	P 16-23	S_0	S_1	1	2	3	4	IDES		1	2	3	4	CCR INVALID	
	9	RESPONSE																																RESPONSE LATCHES, DG ADDR REG ID
		CE				A						B				CVG		C						D						ADDRESS REG			
		1	2	3	4	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	A	B	C	D	
	10	DG REGISTER CHECK								CHECK CONDITIONS (COMMON)								DG ADDRESS REGISTER																CHECKS DG ADDR REG
		1	2	3	4	5	6	7	8	TAG PARITY CHK	TAG	CCR PARITY CHK	MULTI ACCEPT	LS PARITY CHECK	NORMAL OP	REFRESH PARITY CHECK		P 1-7	1	2	3	4	5	6	7	P 8-14	8	9	10	11	12	13	14	
D	11	TAG						DE ID				HALFWORD COUNTER				DG DATA REGISTER																		DG DATA REG
		P 1-5	1	2	3	4	5	1	2	3	4	8	4	2	1	P 0-7	0	1	2	3	4	5	6	7	8-15	8	9	10	11	12	13	14	15	

Diagram 6-119. DE Logword Formats



* The output of this latch stops the CE clock to compensate for the difference in timing between the CE clock and the sample pulses received from the DE. One CE clock cycle is 200 ns while one sample pulse is 225 ns. Note that the CE clock is not allowed to run until the Data Latch turns on.



Note:
The chart at the left shows the timing for transferring one quadword of data to the CE via the DE Wrap Bus. The Diagnose instruction controls the total number transferred by setting the quadword count in the MCW.

A-Register (see AB-Register)
AB-Register:
Data Flow 2-1
Usage:
Add, Subtract, and Compare Decimal 5-302 (Sheet 1)
Branching Instructions 3-4
Decimal Instructions 3-3
Divide, Decimal 5-306 (Sheet 1)
Divide, Fixed-Point 5-110 (Sheet 4)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
I/O Instructions 3-6
Logical Instructions 3-3
Multiply, Decimal 5-305 (Sheet 1)
Multiply, Fixed-Point 5-109 (Sheet 3)
Multiply, Floating-Point 5-210
RR I-Fetch, One-Cycle 5-7
RX I-Fetch, One-Cycle 5-7
RX I-Fetch, Two-Cycle Indexed 5-11
Status Switching Instructions 3-5
AB-Register Byte Counter (see ABC)
ABC:
Data Flow 2-1
Incrementer Latches 4-207
Positive Logic Diagram 4-207
Triggers 4-207
Usage:
Decimal Instructions 3-3
Divide, Decimal 5-306 (Sheet 1)
Divide, Floating-Point 5-213
Floating-Point Instructions 3-2
Logical Instructions 3-3
Multiply, Floating-Point 5-210
Status Switching Instructions 3-5
Accept Trigger 4-604 (Sheet 1)
Add, A (5A); Fix Pt, RX 5-108
Add, AP (FA); Dec, SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Add, AR (1A); Fix Pt, RR 5-108
Add Halfword, AH (4A); Fix Pt, RX 5-108
Add Logical, AL (5E); Fix Pt, RX 5-108
Add Logical, ALR (1E); Fix Pt, RR 5-108
Add Normalized, AD (6A); Fl Pt, RX (Long) 5-207
Add Normalized, ADR (2A); Fl Pt, RR (Long) 5-207
Add Normalized, AE (7A); Fl Pt, RX (Short) 5-206
Add Normalized, AER (3A); Fl Pt, RR (Short) 5-206
Add Unnormalized, AU (7E); Fl Pt, RX (Short) 5-206
Add Unnormalized, AUR (3E); Fl Pt, RR (Short) 5-206
Add Unnormalized, AW (6E); Fl Pt, RX (Long) 5-207
Add Unnormalized, AWR (2E); Fl Pt, RR (Long) 5-207
Address Compare Trigger 6-6
Address Decode Logic, SCI 4-602
Address Gating Logic, SCI 4-602
Address Gating, SCI 4-602
Address Generator, Storage; Scan 6-105
Addressing, ROS 4-105 (Sheet 1)
Adjust Parity Flip-Latch 4-205
And, N (54); Logic, RX 5-404
And, NC (D4); Logic, SS 5-404
And, NI (94); Logic, SI 5-404
And, NR (14); Logic, RR 5-404
AND Function, SAL(0) 4-406
Any Storage Error Trigger 4-606
Array Drivers, ROS 4-106
ATR:
Data Flow 2-1
Usage:
Insert ATR 5-802
Load PSBAR 5-805
Set ATR (In issuing CE) 5-808
Set ATR (In receiving CE) 5-809

B-Field Transfer to LAL 4-301
B-Register (see AB-Register)
Bit Position Logic, Bit 47; Parallel Adder 4-410
Block I-Fetch Trigger 5-16
Block Trigger 4-1, 6-12, 6-102
Branch and Link, BAL (45); Br, RX 5-503
Branch and Link, BALR (05); Br, RR 5-502
Branch Invalid Address Trigger 5-29 (Sheet 1)
Branch on Condition, BC (47); Br, RX 5-501
Branch on Condition, BCR (07); Br, RR 5-501
Branch on Count, BCT (46); Br, RX 5-504
Branch on Count, BCTR (06); Br, RR 5-504
Branch on Index High, BXH (86); Br, RS 5-505
Branch on Index Low or Equal, BXLE (87); Br, RS 5-505
Branch Requests 5-4
Branching Instructions:
Branch and Link, BAL (45); RX 5-503
Branch and Link, BALR (05); RR 5-502
Branch on Condition, BC (47); RX 5-501
Branch on Condition, BCR (07); RR 5-501
Branch on Count, BCT (46); RX 5-504
Branch on Count, BCTR (06); RR 5-504
Branch on Index High, BXH (86); RS 5-505
Branch on Index Low or Equal, BXLE (87); RS 5-505
Data Flow 3-4
Execute, EX (44); RX 5-506
Buffer 1 Trigger and Latch 6-105

Carry Lookahead Logic:
Parallel Adder 4-411
SAL(0-3) 4-402
CC Logic, Parallel Adder 4-416
CCR:
Data Flow 2-1
Usage:
CE Control 4-210
Psuedo-SCON (IPL or PSW Restart) 6-8A
SCON 5-810
CE:
CHECK Switch Logic 6-22
Control Panel 6-1
Data Flow 2-1
Force Address 6-7
IPL 6-8
MACHINE RESET & FORCE ADDRESS 6-7
PSW RESTART 6-8
Request:
Sensing Logic, SCI 4-601
Timing, Typical 4-611
Roller Sw Indicators 6-2
TEST Switch 4-3
Characteristic Data Path:
Floating-Point Divide 5-213
Floating-Point Multiply 5-210
Check Registers:
Inputs 6-22
Roller Display 6-2
Check Reset 6-7
Clock:
Control Logic 4-3
Control Logic Functional Sequence, SCI 4-603
FLT 6-103
Scan 6-102
Signal Generator 4-3
Compare C (59); Fix Pt, RX 5-108
Compare, CD (69); Fl Pt, RX (Long) 5-207
Compare, CDR (29); Fl Pt, RR (Long) 5-207
Compare, CE (79); Fl Pt, RX (Short) 5-206
Compare, CER (39); Fl Pt, RR (Short) 5-206
Compare, CL (55); Logic, RX 5-403
Compare, CLC (D5); Logic, SS 5-403
Compare, CLI (95); Logic, SI 5-403
Compare, CLR (15); Logic, RR 5-403
Compare CP (F9); Dec, SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Compare, CR (19); Fix Pt, RR 5-108
Compare, Halfword, CH (49); Fix Pt, RX 5-108
Console Logout Latch 6-25
Console Signal Trigger 5-24
Convert to Binary, CVB (4F); Fix Pt, RX 5-111
Convert to Decimal, CVD (4E); Fix Pt, RX 5-112
CPU Clock Go Trigger 6-102, 4-603
CPU 5 Trigger and Latch 4-603
CPU 4 Trigger and Latch 4-603
CPU Request Latch 6-108
CPU Sequencers 4-603
CPU Store in Progress Exceptional Condition 5-18
CPU Store Trigger 5-18
CPU 3 Trigger and Latch 4-603
CPU 2 Trigger and Latch 4-603

D-Register:
Address Gating, BCU 4-602
Data Flow 2-1
Usage:
Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
B-Field Transfer to LAL 4-201
Branching Instructions 3-4
Decimal Instructions 3-3
Divide, Decimal 5-306 (Sheet 1)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
Instruction Requests During End Op 5-2
I/O Instructions 3-6
Logical Instructions 3-3
Multiply, Decimal 5-305 (Sheet 1)
Multiply, Floating-Point 5-210
Operand Prefetching During End Op 5-1
RR I-Fetch, One-Cycle 5-7
RS I-Fetch, One-Cycle 5-10
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle Indexed 5-11
Selection of I-Fetch Sequence 5-5
SI I-Fetch, One-Cycle 5-10
Status Switching Instructions 3-5
D Request Trigger 4-601
D Sync Trigger and Latch 4-601

DAR:
Data Flow 2-1
Usage (Diagnose) 5-609
DAR MASK:
Data Flow 2-1
Usage (Diagnose) 5-609
Data Flow:
Branching Instructions 3-4
CE 2-1
Decimal Instructions 3-3
Direct Control Operation 5-607 (Sheet 2)
Divide, Fixed-Point 5-110 (Sheet 4)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
I/O Instructions 3-6
Logical Instructions 3-3
Multiply, Fixed-Point 5-109 (Sheet 3)
Multiply, Floating-Point 5-210
ROS 4-105 (Sheet 2)
Scan 6-101
Status Switching Instructions 3-5
DE Wrap:
Bus Controls 6-201
Data Flow 2-1
Decimal Add 6 Logic, Serial Adder 4-403
Decimal Correction Logic, SAL(0–3) 4-404
Decimal Instructions:
Add, AP (FA); SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Compare, CP (F9); SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Data Flow 3-3
Divide, DP (FD); SS 5-306
Move With Offset, MVO (F1); SS:
GIS 5-307
Not Word Overlap Sequence 5-312
Word Overlap Sequence 5-313
Multiply, MP (FC); SS 5-305
Pack, PACK (F2); SS:
GIS 5-307
Not Word Overlap Sequence 5-308
Word Overlap Sequence 5-309
Subtract, SP (FB); SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Unpack, UNPK (F3); SS:
GIS 5-307
Not Word Overlap Sequence 5-310
Word Overlap Sequence 5-311
Zero and Add, ZAP (F8); SS 5-304
DEFEAT INTERLEAVING Switch Gating 6-11
Delayed Block I-Fetch Trigger 5-29 (Sheet 1)
Delayed I-Fetch Protection Gate Trigger 5-29 (Sheet 1)
Delayed I-Fetch Storage Request Trigger 5-29 (Sheet 1)
Diagnose (83); Stat Sw, SI 5-609
Direct Control Operation:
Data Flow 5-607
Direct Control Interface 3-5
Read Direct, RDD (85); Stat Sw, SI 5-608
Write Direct, WRD (84); Stat Sw, SI 5-607
Disable Interleaving and Reverse Storage Address Trigger 6-11
Disable Interleaving Trigger 6-11
Disable Interval Timer Logic 6-21
Display Instructions:
Convert and Start Symbols, CSS (02); DSPY, RR 5-903
Convert Weather Lines, CVWL (03); DSPY, RR 5-905
Load Chain, LC (51); DSPY, RX 5-906
Repack Symbols, RPSB (0F); DSPY, RR 5-902
Divide, D (5D); Fix Pt, RX 5-110 (Sheet 2)
Divide, DD (6D); Fl Pt, RX (Long) 5-215
Divide, DDR (2D); Fl Pt, RR (Long) 5-215
Divide, DE (7D); Fl Pt, RR (Long) 5-215
Divide, DER (3D); Fl Pt, RR (Short) 5-214
Divide, DP (FD); Dec, SS 5-306
Divide, DR (1D); Fix Pt, RX 5-110 (Sheet 1)
Divide, Fixed-Point:
Algorithm 5-110 (Sheet 3)
Data Flow 5-110 (Sheet 4)
Initialization 5-110 (Sheets 1 and 2)
Termination 5-110 (Sheets 5 and 6)
Divide, Floating-Point; Data Flow 5-213
Dividend Bits, Transfer of Low-Order; Fixed-Point 5-110 (Sheet 4)
Divisor Multiple, Derivation of; Fixed-Point 5-110 (Sheet 4)
Drive Line Decode, ROS 4-105 (Sheet 1)

E-Register:
Data Flow 2-1
Incrementer, Bits 14 and 15 4-203
Parity Prediction After Incrementing 4-204
Usage:
Branch Requests 5-4
Branching Instructions 3-4
Decimal Instructions 3-3
Direct Control Operation 5-607
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
I/O Instructions 3-7
Logical Instructions 3-3
Multiply, Floating-Point 5-210
RR I-Fetch, One-Cycle 5-7
RR I-Fetch, Two-Cycle 5-8
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle 5-12
RX I-Fetch, Two-Cycle Indexed 5-11
RX I-Fetch, Two-Cycle Nonindexed 5-12
SI I-Fetch, One-Cycle 5-10
SI I-Fetch, Two-Cycle 5-12
Status Switching Instructions 3-5
E-Register Incrementer:
Bits 14 and 15, Positive Logic Diagram 4-203
Parity Prediction After Incrementing 4-204
Early End Op, Instruction Requests 5-3
Edit, ED (DE); Logic, SS 5-411
Edit and Mark, EDMK (DF); Logic, SS 5-411
EEOP Request Trigger 5-30
E(8–15) Parity Trigger 4-204
End Op:
Instruction Requests 5-2
Operand Prefetching 5-1
Error Controls 6-22
Error Trigger 4-606, 4-413, 4-414, 6-22, 6-108
Exceptional Conditions:
CPU Store In Progress 5-18
Invalid Instruction Address Test 5-29
Manual Control 5-27
Program Store Compare 5-28
Q-Register Refill 5-30
Timer 5-17
Excess-6 Logic, Parallel Adder 4-415
Exclusive-OR Function, SAL(0) 4-406
Exclusive-OR, X (57); Logic, RX 5-406
Exclusive-OR, XC (D7); Logic, SS 5-406
Exclusive-OR, XI (97); Logic, SI 5-406
Exclusive-OR, XR (17); Logic, RR 5-406
Execute, EX(44); Br, RX 5-506
External Interruptions· 5-24
External Register:
Data Flow 2-1
Usage:
SATR 5-808, 809
SCON 5-810
SIOP 5-807
External Signal Flip-Latches 5-607
External Signal Trigger 5-24

F-Register:
Data Flow 2-1
Usage:
Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
Direct Control Operation 5-607 (Sheet 2)
Divide, Decimal 5-306 (Sheet 1)
Divide, Fixed-Point 5-110 (Sheet 4)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
Multiply, Decimal 5-305 (Sheet 1)
Multiply, Fixed-Point 5-109 (Sheet 3)
Multiply, Floating-Point 5-210
Status Switching Instructions 3-5
Fail Trigger 6-111, 6-112
Fault Locating Test (see FLT)
Final Error Latch 4-413, 4-414
Fixed-Point Instructions:
Add, A (5A); RX 5-108
Add, AR (1A); RR 5-108
Add Halfword, AH (4A); RX 5-108
Add Logical, AL (5E); RX 5-108
Add Logical, ALR (1E); RR 5-108
Compare, C (59); RX 5-108
Compare, CR (19); RR 5-108
Compare Halfword, CH (49); RX 5-108
Convert to Binary, CVB (4F); RX 5-111
Convert to Decimal, CVD (4E); RX 5-112
Data Flow 3-1
Divide:
Algorithm 5-110 (Sheet 3)
Data Flow 5-110 (Sheet 4)
Initialization 5-110 (Sheets 1 and 2)
Termination 5-110 (Sheet 2)
Divide, D (5D); RX 5-110 (Sheet 2)
Divide, DR (1D); RR 5-110 (Sheet 1)
Load, L (58); RX 5-101
Load, LR (18); RR 5-101
Load and Test, LTR (12); RR 5-103
Load Complement, LCR (13); RR 5-104
Load Halfword, LH (48); RX 5-102
Load Multiple, LM (98); RS 5-107
Load Negative, LNR (11); RR 5-106
Load Positive, LPR (10); RR 5-105
Multiply:
Algorithm 5-109 (Sheet 2)
Data Flow 5-109 (Sheet 3)
Initialization 5-109 (Sheet 1)
Multiply, M (5C); RX 5-109
Multiply, MR (1C); RR 5-109
Multiply Halfword, MH (4C); RX 5-109
Shift Left Double, SLDA (8F); RS 5-117
Shift Left Single, SLA (8B); RS 5-116
Shift Right Double, SRDA (8E); RS 5-119

Shift Right Single, SRA (8A); RS 5-118
Store Halfword, STH (40); RX 5-114
Store Multiple, STM (90); RS 5-115
Store, ST (50); RX 5-113
Subtract Halfword, SH (4B); RX 5-108
Subtract Logical, SL (5F); RX 5-108
Subtract Logical, SLR (1F); RR 5-108
Subtract, S (5B); RX 5-108
Subtract, SR (1B); RR 5-108
Floating-Point Instructions:
Add Normalized, AD (6A); RX (Long) 5-207
Add Normalized, ADR (2A); RR (Long) 5-207
Add Normalized, AE (7A); RX (Short) 5-206
Add Normalized, AER (3A); RR (Short) 5-206
Add Unnormalized, AU (7E); RX (Short) 5-206
Add Unnormalized, AUR (3E); RR (Short) 5-206
Add Unnormalized, AW (6E); RX (Long) 5-207
Add Unnormalized, AWR (2E); RR (Long) 5-207
CC Setting 5-201
Compare, CD (69); RX (Long) 5-207
Compare, CDR (29); RR (Long) 5-207
Compare, CE (79); RX (Short) 5-206
Compare, CER (39); RR (Short) 5-206
Data Flow 2-1
Divide, Data Flow 5-213
Divide, DD (6D); RX (Long) 5-215
Divide, DDR (2D); RR (Long) 5-215
Divide, DE (7D); RX (Short) 5-214
Divide, DER (3D); RR (Short) 5-214
Halve, HDR (24); RR (Long) 5-209
Halve, HER (34); RR (Short) 5-208
Load and Test, LTDR (22); RR (Long) 5-205
Load and Test, LTER (32); RR (Short) 5-204
Load Complement, LCDR (23); RR (Long) 5-205
Load Complement, LCER (33); RR (Short) 5-204
Load, LD (68); RX (Long) 5-203
Load, LDR (28); RR (Long) 5-202
Load, LE (78); RX (Short) 5-203
Load, LER (38); RR (Short) 5-202
Load Negative, LNDR (21); RR (Long) 5-205
Load Negative, LNER (31); RR (Short) 5-204
Load Positive, LPDR (20); RR (Long) 5-205
Load Positive, LPER (30); RR (Short) 5-204
Multiply, Data Flow 5-210
Multiply, MD (6C); RX (Long) 5-212
Multiply, MDR (2C); RR (Long) 5-212
Multiply, ME (7C); RX (Short) 5-211
Multiply, MER (3C); RR (Short) 5-211
Save Signs and Insert Sign Function 5-201
Store, STD (60); RX (Long) 5-216
Store, STE (70); RX (Short) 5-216
Subtract Normalized, SD (6B); RX (Long) 5-207
Subtract Normalized, SE (7B); RX (Short) 5-206
Subtract Normalized, SER (3B); RR (Short) 5-206
Subtract Unnormalized, SU (7F); RX (Short) 5-206
Subtract Unnormalized, SUR (3F); RR (Short) 5-206
Subtract Unnormalized, SW (6F); RX (Long) 5-207
Subtract Unnormalized, SWR (2F); RR (Long) 5-207
FLT:
Backspace Pb 6-27
Clock 6-103
Counter, Decrementing 6-106
Sequence 6-116
FLT Counter = 0 Latch 6-106
FLT Test Trigger 6-26, 6-111
Force Address Latch 4-1, 6-7
Fraction Data Path:
Floating-Point Divide 5-213
Floating-Point Multiply 5-210
FREQUENCY ALTERATION Switch, Clock Signal Generator 4-3
Full-Sum Checking Logic, PA(48–55) 4-514
Full Sum Error (48–55) Trigger 4-514
Functional Units (see Specific Unit)

G-Register:
Data Flow 2-1
Usage:
Direct Control Operation 5-607
Status Switching Instructions 3-5
GAP Latch 6-113
Gate A(8–15) to SBA Trigger 4-401
Gate A(0–7) to SBA Trigger 4-401
Gate B(56–63) to SBA Trigger 4-401
Gate Control Triggers for 'B + T' Micro-order 4-409
Gate F to SBA Trigger 4-401
Gate I-Fetch Invalid Address Trigger 5-29 (Sheet 1)
Gate IL Not Available Trigger 5-16
General Initialization Sequence (see GIS)
GIS:
Add, AP (FA); Dec, SS 5-301
Compare, CP (F9); Dec, SS 5-301
Logical Instructions 5-401
Move With Offset, MVO (F1); Dec, SS 5-307
Pack, PACK (F2); Dec, SS 5-307
Subtract, SP (FB); Dec, SS 5-301
Unpack, UNPK (F3); Dec, SS 5-307

Half-Sum Checking Logic, PA(48–55) 4-413
Half-Sum Error Trigger 4-413
Half-Sum Precheck Error (48–55) Trigger 4-413
Halt I/O, HIO (9E); I/O, SI 5-703
Halve, HDR (24); Fl Pt, RR (Long) 5-209
Halve, HER (34); Fl Pt, RR (Short) 5-208
Hold In Flip-Latch 5-607 (Sheet 2)
Hold MC IPL Latch 6-9

I-Fetch:
Block I-Fetch Trigger 5-16
Branch Requests 5-4
Common Interruption Routine 5-26
CPU Store in Progress Exceptional Condition 5-18
External Interruptions 5-24
Instruction Requests During Early End Op 5-3
Instruction Requests During End Op 5-2
Interrupt Code Triggers:
Nonbranch Setting of 5-20
Program Interruption Code 5-22
Spec Y-Branch Setting of 5-21
Invalid Instruction Address Test Exceptional Condition 5-29
I/O Interruption 5-25
Machine Check Interruption 5-19
Manual Control Exceptional Conditions 5-27
Operand Prefetching During End Op 5-1
Program Interruptions 5-22
Program Store Compare Exceptional Condition 5-28
Q-Register Refill Exceptional Condition 5-30
RR, Flowchart 5-6
RR, One-Cycle 5-7
RR, Two-Cycle 5-8
RS, Flowchart 5-13
RS, One-Cycle 5-10
RS, Two-Cycle 5-12
RX, Flowchart 5-9
RX, One-Cycle 5-10
RX, Two-Cycle Indexed 5-11
RX, Two-Cycle Nonindexed 5-12
Sequence, Selection of 5-5
Sequencers 5-15
SI, Flowchart 5-13
SI, One-Cycle 5-10
SI, Two-Cycle 5-12
SS, Flowchart 5-14
Supervisor Call Interruption 5-23
Timer Exceptional Condition 5-17
I-Fetch Invalid Address Trigger 5-29 (Sheet 1)
I-Fetch Request Trigger 5-29 (Sheet 1)
IC:
Address Gating, BCU 4-602
Data Flow 2-1
Parity Adjustment 4-205
Usage:
Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
B-Field Transfer to LAL 4-201
Branching Instructions 3-4
Decimal Instructions 3-3
Divide, Decimal 5-306 (Sheet 1)
Fixed-Point Instructions 3-1
I-Fetch Sequencer Control 5-15
Instruction Requests During Early End Op 5-3
Instruction Requests During End Op 5-2
Logical Instructions 3-3
Multiply, Decimal 5-305 (Sheet 1)
Operand Prefetching During End Op 5-1
RR I-Fetch, One-Cycle 5-7
RS I-Fetch, One-Cycle 5-10
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle Indexed 5-11
Selection of I-Fetch Sequence 5-5
SI I-Fetch, One-Cycle 5-10
Status Switching Instructions 3-5
IC P(16–23) Flip-Latch 4-205
IC Request Trigger 4-601
IC Sync Latch 4-601, 5-15 (Sheet 1)
IC Sync Trigger 4-601
Inhibit LS Write Trigger 5-21
Initial Program Load (See IPL)
Input/Output (see I/O)
Insert Character, IC(43); Logic, RX 5-408
Insert Key Trigger 4-601
Insert Storage Key, ISK (09); Stat Sw, RR 5-606
Instruction:
Requests:
During Early End Op 5-3
During End Op 5-2
Step Routine 6-13
Instruction Counter (see IC)
Instruction Fetching (see I-Fetch)
Instruction Length Not Available Trigger 5-20
Instruction Step Latch 6-12
Instructions (see Specific Instruction or Class)
Interrupt Code Triggers 5-20, 5-21, 5-22
Interruptions:
Common Routine 5-26
External 5-24
Gating, Block 6-6
Interrupt Code Triggers 5-20, 5-21, 5-22
I/O 5-25
Machine Check 5-19
Program 5-22
Supervisor Call 5-23
Interrupts Latch 6-6
Invalid Address Logic, SCI 4-604
Invalid Digit Logic, Serial Adder 4-405
Invalid Instruction Address Test Exceptional Condition 5-29
Invalid Instruction Address Trigger 5-29 (Sheet 1)

I/O:
Instructions:
Data Flow 3-6
Halt I/O, HIO (9E); SI 5-703
Start I/O, SIO (9C); SI 5-701
Test Channel, TCH (9F); SI 5-704
Test I/O, TIO (9D); SI 5-702
Interruption 5-25
System Data Flow 2-1
IPL:
Gating 6-9
Operation 6-8
IPL Status Latch 6-9

K-Register:
Data Flow 2-1
Usage:
Convert and Sort Symbols 5-903
Convert Weather Lines 5-905
Delay 5-803
DE Wrap 6-201
Mode Word 5-806
Repack Symbols 5-902

Late BCU Cleanup Latch 4-208
LM-Register:
Data Flow 2-1
Usage:
Convert Weather Lines 5-905
LM to XY Formatting 4-211
Repack Symbols 5-902
Load Address, LA (41); Logic, RX 5-409
Load and Test, LTDR (22); Fl Pt, RR (Long) 5-205
Load and Test, LTER (32); Fl Pt, RR (Short) 5-204
Load and Test, LTR (12); Fix Pt, RR 5-103
Load Complement, LCDR (23); Fl Pt, RR (Long) 5-205
Load Complement, LCER (33); Fl Pt, RR (Short) 5-204
Load Complement, LCR (13); Fix Pt, RR 5-104
Load Halfword, LH (48); Fix Pt, RX 5-102
Load, L (58); Fix Pt, RX 5-101
Load, LD (68); Fl Pt, RX (Long) 5-203
Load, LDR (28); Fl Pt, RR (Long) 5-202
Load, LE (78); Fl Pt, RX (Short) 5-203
Load, LER (38); Fl Pt, RR (Short) 5-202
Load, LR (18); Fix Pt, RR 5-101
Load Multiple, LM (98); Fix Pt, RS 5-107
Load Negative, LNDR (21); Fl Pt, RR (Long) 5-205
Load Negative, LNER (31); Fl Pt, RR (Short) 5-204
Load Negative, LNR (11); Fix Pt, RR 5-106
Load Positive, LPDR (20); Fl Pt, RR (Long) 5-205
Load Positive, LPER (30); Fl Pt, RR (Short) 5-204
Load Positive, LPR (10); Fix Pt, RR 5-105
Load PSW, LPSW (82); Stat Sw, SI 5-601
Local Storage:
Data Flow 2-1
Read/Write Controls 4-301
Usage:
B-Field Transfer to LAL 4-201
Branching Instructions 3-4
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
Operand Prefetching During End Op 5-1
R(8–11) or R(12–15) Transfer to LAL 4-202
RR I-Fetch, One-Cycle 5-7
RS I-Fetch, One-Cycle 5-10
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle Indexed 5-11
Scan 6-101
SI I-Fetch, One-Cycle 5-10
Status Switching Instructions 3-5
LOG OUT Pushbutton Logic 6-25
Logical Function, SAL(0) 4-406
Logical Instructions:
AND, N (54); RX 5-404
AND, NC (D4); SS 5-404
AND, NI (94); SI 5-404
AND, NR (14); RR 5-404
Compare, SL (55); RX 5-403
Compare, CLC (D5); SS 5-403
Compare, CLI (95); SI 5-403
Compare, CLR (15); RR 5-403
Data Flow 3-3
Edit, ED (DE); SS 5-411
Edit and Mark, EDMK (DF); SS 5-411
Exclusive-OR, X (57); RX 5-406
Exclusive-OR, XC (D7); SS 5-406
Exclusive-OR, XI (97); SI 5-406
Exclusive-OR, XR (17); RR 5-406
GIS 5-401
Insert Character, IC (43); RX 5-408
Load Address, LA (41); RX 5-409
Move, MVC (D2); SS 5-402
Move, MVI (92); SI 5-402
Move Numerics, MVN (D1); SS 5-402
Move Zones, MVZ (D3); SS 5-402
OR, O(56); RX 5-405
OR, OC(D6); SS 5-405
OR, OI (96); SI 5-405
OR, OR (16); RR 5-405
Shift Left Double, SLDL (8D); RS 5-412
Shift Left Single, SLL (89); RS 5-412
Shift Right Double, SRDL (8C); RS 5-412
Shift Right Single, SRL (88); RS 5-412
Store Character, STC (42); RX 5-408
Test Under Mask, TM (91); SI 5-407
Translate and Test, TRT (DD); SS 5-410
Translate, TR (DC); SS 5-410
Logout:
Control Logic 6-108
Sequence 6-114
Logout Trigger 6-108
LS (see Local Storage)

Machine Check Interrupt Trigger 5-19
Machine Check Interruption 5-19
Main Storage, Data Flow:
I/O Instructions 3-6
System 2-1
Maintenance Control Word (see MCW)
Maintenance Features:
Diagnose (83); Stat Sw 5-609
MCW 5-609 (Sheet 1)
Maintenance Mode Stop Clock (see MMSC)
Manual Control Exceptional Conditions 5-27
Manual Trigger 6-6
Mark Triggers:
Data Flow 2-1
Positive Logic Diagram 4-209
Usage, Scan 6-101
MCW 5-609 (Sheet 1)
MCW-Register:
Data Flow 2-1
Usage:
Scan 6-101
Status Switching Instructions 3-5
Mixer:
Data Flow 2-1
Usage:
Convert Weather Lines 5-905
LM to XY Reformatting 4-211
Repack Symbols 5-902
XY Parity Prediction 4-212
MMSC Logic 6-110
MMSC Trigger 6-108, 6-110
Move, MVC (D2); Logic, SS 5-402
Move, MVI (92); Logic, SI 5-402
Move Numerics, MVN (D1); Logic, SS 5-402
Move With Offset, MVO (F1); Dec, SS:
GIS 5-307
Not Word Overlap Sequence 5-312
Word Overlap Sequence 5-313
Move Zones, MVZ (D3); Logic, SS 5-402
Multiple Computing Element Instructions:
Delay, DLY(0B); Mple, RR 5-803
Insert ATR, IATR (0E); Mple, RR 5-802
Load ID, LI(0C); Mple, RR 5-801
Load PS Base Address (Preferential Storage), LPSB (A1); Mple, SI 5-805
Move Word, MVW (D8); Mple, SS 5-806
Set Address Translator, SATR (0D); Mple, RR Receiving 5-808
Set Configuration SCON (01); Mple, RR 5-810
Start I/O Processor, SIOP (9A); Mple, SI 5-807
Store PS Base Address (Preferential Storage), SPSB (A0); Mple, SI 5-804
Test & Set, TS (93) Mple, SI 5-811
Multiple, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3)
Multiply, Fixed-Point:
Algorithm 5-109 (Sheet 2)
Data Flow 5-109 (Sheet 3)
Initialization 5-109 (Sheet 1)
Multiply Floating Point, Data Flow 5-210
Multiply Halfword, MH (4C); Fix Pt, RX 5-109
Multiply, M (5C); Fix Pt, RX 5-109
Multiply, MD (6C); Fl Pt, RX (Long) 5-212
Multiply, MDR (2C); Fl Pt, RR (Long) 5-212
Multiply, ME (7C); Fl Pt, RX (Short) 5-211
Multiply, MER (3C); Fl Pt, RR (Short) 5-211
Multiply, MP (FC); Dec, SS 5-305
Multiply, MR (1C); Fix Pt, RR 5-109

N-Register:
Data Flow 2-1
Usage (Repack Symbols) 5-902

Operand Prefetching During End Op 5-1
OR Function, SAL(0) 4-406
OR, O (56); Logic, RX 5-405
OR, OC (D6); Logic, SS 5-405
OR, OI (96); Logic, SI 5-405
OR, OR (16); Logic, RR 5-405

Pack, PACK (F2); Dec, SS:
GIS 5-307
Not Word Overlap Sequence 5-308
Word Overlap Sequence 5-309
PAL(48–55) Parity Latch 4-412
Parallel Adder:
Address Gating, SCI 4-602
Bit-Position Logic, Bit 47 4-510
Carry Lookahead Logic 4-511
Data Flow 2-1
Excess-6 Logic 4-415
Full-Sum Checking Logic, PA(48–55) 4-414
Gate Control Triggers for 'B + T' Micro-order 4-409
Half-Sum Checking Logic, PA(48–55) 4-413
Parity Generation, PAL(48–55) 4-412
Set CC Logic 4-416

Usage:
Branching Instructions 3-4
Decimal Instructions 3-3
Divide, Decimal 5-306 (Sheet 1)
Divide, Fixed-Point 5-110 (Sheet 4)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
I-Fetch Sequencer Control 5-15
Logical Instructions 3-3
Multiply, Decimal 5-305 (Sheet 1)
Multiply, Fixed-Point 5-109 (Sheet 3)
Multiply, Floating-Point 5-210
RR I-Fetch, One-Cycle 5-7
RS I-Fetch, One-Cycle 5-10
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle Indexed 5-11
Scan 6-101
Scan-Out Path 6-107
SI I-Fetch, One-Cycle 5-10
Status Switching Instructions 3-5
Parity:
Generation, PAL(48–55) 4-412
IC, Adjustment for Stepping 4-205
Predict Logic, Serial Adder 4-407
Prediction, after Incrementing E-Register Incrementer 4-204
Partial Product Bit, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3)
Partial Product Byte, Derivation of; Fixed-Point Multiply 5-109 (Sheet 3)
Pass Pulse Trigger 4-1, 6-12, 6-102
Pass Trigger 6-112, 6-113
PIR:
Data Flow 2-1
Usage (Diagnose) 5-609
Power-on Reset 6-7
Product/Quotient Bit Logic, Serial Adder 4-408
Program Interrupt Flip-Latch 5-22
Program Interruptions 5-22
Program Status Word (see PSW)
Program Store Compare Exceptional Condition 5-28
PROSAR A, Data Flow 4-105 (Sheet 2)
PROSAR B, Data Flow 4-105 (Sheet 2)
Protected Branch Address Trigger 5-29 (Sheet 1)
Protection Check to CPU Latch 5-20
PSA Access Error 4-608
PSBAR (Preferential Storage Base Add Reg):
Counter 4-608
Logical:
Data Flow 2-1
Usage:
Address Decode & Gating Logic 4-602
Load PSBAR 5-805
Store PSBAR 5-804
Physical:
Data Flow 2-1
Usage:
Load PSBAR 5-805
Store PSBAR 5-804
PSW Register:
Data Flow 2-1
Usage:
Branching Instructions 3-4
Status Switching Instructions 3-5
Pulse Mode:
Controls 6-23
Operation 6-24
Pulse Mode Adjust Trigger 6-23
Pulse Mode Initialization Trigger 6-23
Pulse Mode Setup Latch 6-23
Pushbutton:
Gating, Stop Loop 6-5
Signal Generation 6-3

Q-Register:
Data Flow 2-1
Usage:
B-Field Transfer to LAL 4-201
Branching Instructions 3-4
I-Fetch Sequencer Control 5-15
Instruction Requests During Early End Op 5-3
Instruction Requests During End Op 5-2
Operand Prefetching during End Op 5-1
RR I-Fetch, One-Cycle 5-7
RR I-Fetch, Two-Cycle 5-8
RS I-Fetch, One-Cycle 5-10
RS I-Fetch, Two-Cycle 5-12
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle Indexed 5-11
RX I-Fetch, Two-Cycle Nonindexed 5-12
Selection of I-Fetch Sequence 5-5
SI I-Fetch, One-Cycle 5-10
SI I-Fetch, Two-Cycle 5-12
Status Switching Instructions 3-5
Q-Register Refill Exceptional Condition 5-30
Quotient Bits, Derivation of; Fixed-Point Divide 5-110 (Sheet 4)

R-Register:
Data Flow 2-1
Usage:
B-Field Transfer to LAL 4-201
Branch Requests 5-4
Branching Instructions 3-4
I-Fetch Sequencer Control 5-15
Instruction Requests During Early End Op 5-3
Instruction Requests During End Op 5-2
Operand Prefetching During End Op 5-1
R(8–11) or R(12–15) Transfer to LAL 4-202
RR I-Fetch, One-Cycle 5-7
RR I-Fetch, Two-Cycle 5-8
RS I-Fetch, One-Cycle 5-10
RS I-Fetch, Two-Cycle 5-12
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle Indexed 5-11
RX I-Fetch, Two-Cycle Nonindexed 5-12
Selection of I-Fetch Sequence 5-5
SI I-Fetch, One-Cycle 5-10
SI I-Fetch, Two-Cycle 5-12
Status Switching Instructions 3-7
RATE Switch Logic 6-12
Read Direct, RDD (85) 5-607
Read-Only Storage (see ROS)
Read-Only Storage Address Register (see ROSAR)
Read-Only Storage Backup Register (see ROSBR)
Read-Only Storage Data Register (see ROSDR)
Read-Only Storage Previous Address Register A and B (see PROSAR A and PROSAR B)
Read/Write Controls, Local Storage 4-301
R(8–11) or R(12–15) Transfer to LAL 4-202
REPEAT INSN Switch:
Logic 6-15
Routine 6-16
Repeat Instruction Adjust Trigger 6-15
Repeat Instruction Initialization Latch 6-15
Repeat ROS Address Flip-Latch 4-101
REPEAT ROS ADDRESS Switch Gating 6-17
Request Sensing Logic 4-601
Reset:
Machine 6-7
RESTART FLT I/O Pushbutton Logic 6-27
Ripple Storage, Loop Routine 6-18
Roller Switches 6-2
ROS:
Addressing:
Drive Line Decode 4-105 (Sheet 1)
Select Line Decode 4-105 (Sheet 1)
Sense Amplifiers 4-105 (Sheet 1)
Sense Latches 4-105 (Sheet 1)
Sense Line and Driver Distribution 4-105 (Sheet 1)
Array Drivers 4-106
Data Flow 4-105 (Sheet 2)
ROSAR(0–5) Logic 4-101
ROSAR(6–9) Logic 4-102
ROSAR(10) Logic 4-103
ROSAR(11) Logic 4-104
Timing 4-105 (Sheet 1)
ROS Microbranching, Scan Control 6-112
ROS Test Initiate Trigger 6-26
ROS Test Latch 6-26
ROS Test Sequence 6-15
ROS Test Trigger 6-112
ROS Transfer and Repeat Address Trigger and Latch 6-17
ROS TRANSFER Switch Gating 6-17
ROSAR:
Data Flow 4-105 (Sheet 2)
ROSAR(0–5) Logic 4-101
ROSAR(6–9) Logic 4-102
ROSAR(10) Logic 4-103
ROSAR(11) Logic 4-104
Selection of I-Fetch Sequence 5-5
Usage:
I-Fetch Sequencer Control 5-15
Scan 6-101
ROSAR Latches, Data Flow 4-105 (Sheet 2)
ROSBR, Data Flow 4-105 (Sheet 2)
ROSDR:
Data Flow 4-105 (Sheet 2)
Logic 4-107
ROSDR Latches, Data Flow 4-105 (Sheet 2)
RR I-Fetch:
Flowchart 5-6
One-Cycle 5-7
Two-Cycle 5-8
RS I-Fetch:
Flowchart 5-13
One-Cycle 5-10
Two-Cycle 5-12
RX I-Fetch:
Flowchart 5-9
One-Cycle 5-10
Two-Cycle Indexed 5-11
Two-Cycle Nonindexed 5-12

S-Register (see ST-Register)
SAB Parity Conversion Logic, SCI 6-10
SADDL Parity (0–7) Latch 4-407
Sample Pulse Trigger 5-17
Scan Clock 6-102
Scan Control Triggers 6-111
Scan Counter Control Trigger and Latch 6-106
Scan Counter Latches and Decrementer 6-104
Scan/IOCE Interface 6-113
Scan Logic:
Control Triggers 6-111
Data Flow 6-101
FLT Clock 6-103
FLT Counter, Decrementing 6-106
Logout Control Logic 6-108

MMSC Logic 6-110
ROS Microbranching, Control 6-112
Scan Clock 6-102
Scan Counter Latches and Decrementer 6-104
Scan/IOCE Interface 6-113
Scan-Out Bus, Data Flow 6-107
Scan-Out Path 6-109
Scan Storage Address Generator 6-105
Scan MODE ROS/PROC/FLT Switch Logic 6-26
Scan Mode Trigger and Latch 6-108
Scan-Out Bus, Data Flow 6-107
Scan-Out Path 6-109
Scan-Out ROS (see SOROS)
Scan Request Trigger 4-601, 6-105, 6-108
Scan Storage Address Generator 6-105
Scan Sync Trigger and Latch 4-601, 6-105, 6-108
SCI:
Address Decode Logic, Basic System 4-602
Address Gating Logic 4-602
CE Request Timing, Typical 4-601
Clock Control Logic 4-603
CPU Sequencers 4-603
Data Flow 2-1
Invalid Address Logic 4-604
Request Sensing Logic 4-601
SAB Parity Conversion Logic 4-610
Single-Cycle Mode, Servicing of Requests 4-612
Storage Error Logic 4-606
Segmented Clock Inhibit Latch 4-2
Segmented Clock Storage Selected Latch 4-2
Select Line Decode, ROS 4-105 (Sheet 1)
Select Register:
Data Flow 2-1
Usage:
SATR 5-808, 809
SCON 5-810
Sense Amplifier, ROS 4-105 (Sheet 1)
Sense Latches, ROS:
Addressing 4-105 (Sheet 1)
Data Flow 4-105 (Sheet 2)
Sense Line and Driver Distribution, ROS 4-105 (Sheet 1)
Serial Adder:
AND Function, SLA(0) 4-406
Carry Lookahead Logic, SAL(0–3) 4-402
Data Flow 2-1
Decimal Add 6 Logic 4-403
Decimal Correction Logic, SAL(0–3) 4-403
Exclusive-OR Function, SAL(0) 4-406
Input Bus Logic 4-401
Invalid Digit Logic 4-405
Logical Function, SAL(0) 4-406
OR Function, SAL(0) 4-406
Parity Predict Logic 4-407
Product/Quotient Bit Logic 4-408
Usage:
Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
Decimal Instructions 2-1
Direct Control Operation 5-607 (Sheet 2)
Divide, Decimal 5-306 (Sheet 1)
Divide, Fixed-Point 5-110 (Sheet 4)
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
Logical Instructions 3-3
Multiply, Decimal 5-305 (Sheet 1)
Multiply, Fixed-Point 5-109 (Sheet 3)
Multiply, Floating-Point 5-210
Status Switching Instructions 3-5
Set Program Mask, SPM (04); Stat Sw, RR 5-602
Set Storage Key, SSK (08); Stat Sw, RR 5-605
Set System Mask, SSM (80); Stat Sw, SI 5-603
Shift Left Double, SLDA (8F); Fix Pt, RS 5-117
Shift Left Double, SLDL (8D); Logic, RS 5-412
Shift Left Single, SLA (8B); Fix Pt, RS 5-116
Shift Left Single, SLL(89); Logic, RS 5-412
Shift Right Double, SRDA (8E); Fix Pt, RS 5-119
Shift Right Double, SRDL (8C); Logic, RS 5-412
Shift Right Single, SRA (8A); Fix Pt, RX 5-118
Shift Right Single, SRL (88); Logic, RS 5-412
SI I-Fetch:
Flowchart 5-13
One-Cycle 5-10
Two-Cycle 5-12
Sign Data Path:
Floating-Point Divide 5-213
Floating-Point Multiply 5-210
Single-Cycle Inhibit Routine 6-14
Single Cycle Latch 6-12
Single-Cycle Mode, Servicing of Requests by SCI 4-612
Single-Cycle Routine 6-14
SOROS Trigger 6-25, 6-108
SS I-Fetch, Flowchart 5-14
ST Register:
Bits 15 and 16 4-306
Data Flow 2-1
Usage:
Add, Subtract, and Compare, Decimal 5-302 (Sheet 1)
Branching Instructions 3-4
Decimal Instructions 3-3
Direct Control Operation 5-607 (Sheet 2)
Divide, Decimal 5-306 (Sheet 1)
Divide, Fixed-Point 5-110 (Sheet 4)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
I/O Instructions 3-7
Logical Instructions 3-3
Multiply, Decimal 5-305 (Sheet 1)
Multiply, Fixed-Point 5-109 (Sheet 3)
Multiply, Floating-Point 5-210
RS I-Fetch, One-Cycle 5-10
RX I-Fetch, One-Cycle 5-10
RX I-Fetch, Two-Cycle Indexed 5-11
Scan 6-101
SI I-Fetch, One-Cycle 5-10
Status Switching Instructions 3-5
ST-Register Byte Counter (see STC)
Start I/O, SIO (9C); I/O, SI 5-701
STAT A, Set CC; Parallel Adder 4-416
STAT B, Positive Logic Diagram 4-501
STAT C, Save Signs and Insert Sign; Floating-Point 5-201
STAT D, Save Signs and Insert Sign; Floating-Point 5-201
STAT F, Save Signs and Insert Sign; Floating-Point 5-201
Status Switching Instructions:
Data Flow 3-5
Diagnose (83); SI 5-609
Insert Storage Key, ISK (09); RR 5-606
Load PSW, LPSW (82); SI 5-601
Read Direct, RDD (85); SI 5-607
Set Program Mask, SPM (04); RR 5-602
Set Storage Key, SSK (08); RR 5-605
Set System Mask, SSM (80); SI 5-603
Supervisor Call, SVC (0A); RR 5-604
Test and Set, TS (93); SI 5-609
Write Direct, WRD (84); SI 5-607
STC:
Bipolar Latches 4-208
Data Flow 2-1
Incrementer Latches 4-208
Positive Logic Diagram 4-208
Triggers 4-208
Usage:
Decimal Instructions 3-3
Direct Control Operation 5-607 (Sheet 2)
Divide, Decimal 5-306 (Sheet 1)
Divide, Floating-Point 5-213
Fixed-Point Instructions 3-1
Floating-Point Instructions 3-2
Logical Instructions 3-3
Multiply, Floating-Point 5-210
Status Switching Instructions 3-5
Stop Clock Trigger 4-1
Stop Loop:
Pushbutton Gating 6-5
Routine 6-4
Stop Trigger 6-6
Storage Error Logic, SCI 4-606
Storage Ripple Loop Routine 6-18
STORAGE SELECT Switch Gating 6-10
Store Character, STC (42); Logic, RX 5-408
Store Halfword, STH (40); Fix Pt, RX 5-114
Store Latch 4-209
Store Multiple, STM (90); Fix Pt, RS 5-115
Store, ST (50); Fix Pt, RX 5-113
Store, STD (60); Fl Pt, RX (Long) 5-216
Store, STE (70); Fl Pt, RX (Short) 5-216
Store to LCS Flip-Latch 5-18
Store to Main Storage Flip-Latch 5-18
Subtract Halfword, SH (4B); Fix Pt, RX 5-108
Subtract Logical, SL (5F); Fix Pt, RX 5-108
Subtract Logical, SLR (1F); Fix Pt, RR 5-108
Subtract Normalized, SD (6B); Fl Pt, RX (Long) 5-207
Subtract Normalized, SDR (2B); Fl Pt, RR (Long) 5-207
Subtract Normalized, SE (7B); Fl Pt, RX (Short) 5-206
Subtract Normalized, SER (3B); Fl Pt, RR (Short) 5-206
Subtract, S (5B); Fix Pt, RX 5-108
Subtract, SP (FB); Dec, SS:
Complement Add Sequence 5-303
GIS 5-301
True Add Sequence 5-302
Subtract, SR (1B); Fix Pt, RR 5-108
Subtract Unnormalized, SU (7F); Fl Pt, RX (Short) 5-206
Subtract Unnormalized, SUR (3F); Fl Pt, RR (Short) 5-206
Subtract Unnormalized, SW (6F); Fl Pt, RX (Long) 5-207
Subtract Unnormalized, SWR (2F); Fl Pt, RR (Long) 5-207
Supervisor Call, SVC (0A); Stat Sw, RR 5-604
Supervisor Call Interruption 5-23
Supervisor Call Trigger 5-23
Sync Latch 6-108, 6-111
Sync Trigger 6-27, 6-108, 6-111

T-Register (see ST-Register)
1052 Adapter (9020E Only):
Block Diagram 6-28
Data Transfer-Read 6-31
Data Transfer-Write 6-30
Ending Sequence 6-32
Initial Selection-Read, Write, Sense 6-29
Sense and Status Bytes 6-33
Test and Set, TS (93); Stat Sw, SI 5-811
Test Under Mask, TM (91); Logic, SI 5-407
TIC Latch 6-112, 6-113
Time Clock at Limit Trigger 5-24
Time Clock Step Trigger 5-17
Timer Exceptional Condition 5-17
Timing Gate Trigger 3-6, 5-607 (Sheet 2)
Transfer In Channel (see TIC)
Translate, TR (DC); Logic, SS 5-410

Unpack, UNPK (F3); Dec, SS:
GIS 5-307
Not Word Overlap Sequence 5-310
Word Overlap Sequence 5-311

Wait State Gating and Microprogram 6-20
Wait State Trigger 6-20
Word Overlap Sequence:
Move With Offset, MVO (F1); Dec, SS 5-313
Pack, PACK (F2); Dec, SS 5-309
Unpack, UNPK (F3); Dec, SS 5-311
Write Direct, WRD (84); Stat Sw, SI 5-607
Write Local Store Trigger 4-301

XY-Register:
Data Flow 2-1
Usage:
Convert Weather Lines 5-905
LM to XY Formatting 4-211
Repack Symbols 5-902
XY Parity Prediction 4-212

Zero and Add, ZAP (F8); Dec, SS 5-304